DS05-11122-1E

# MEMORY Un-buffered

# $8~\text{M} \times 64~\text{BIT}$ SYNCHRONOUS DYNAMIC RAM SO-DIMM

# MB8508S064AE-100/-84/-67/-100L/-84L/-67L

### 144-pin, 2 Clock, 1-bank, based on 8 M×8 Bit SDRAMs with SPD

### **■ DESCRIPTION**

The Fujitsu MB8508S064AE is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of eight MB81164842A devices which organized as two banks of 8 M  $\times$  8 bits and a 2K-bit serial EEPROM on a 144-pin glass-epoxy substrate.

The MB8508S064AE features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8508S064AE is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.


### **■ PRODUCT LINE & FEATURES**


Para	meter	MB8508S064AE-100/100L	MB8508S064AE-84/84L	MB8508S064AE-67/67L
Clock Frequency		100 MHz max.	84 MHz max.	67 MHz max.
Burst Mode Cycle Time		10 ns max. (CL = 3) 15 ns max. (CL = 2)	12 ns max. (CL = 3) 17 ns max. (CL = 2)	15 ns max. (CL = 3) 20 ns max. (CL = 2)
RAS Access	Time	54 ns max.	56 ns max.	60 ns max.
CAS Access	Time	24 ns max.	30 ns max.	
Output Valid	from Clock	8.5 ns max. (CL = 3) 9 ns max. (CL = 2) 8.5 ns max. (CL = 3) 10 ns max. (CL = 2)		9 ns max. (CL = 3) 10 ns max. (CL = 2)
Burst Mode		4320 mW max.	2880 mW max.	
Power Down Mode			86.4 mW max.(std. power) 28.8 mW max.(low power)	

- Unbuffered 144-pin SO-DIMM Socket Type (Lead pitch: 0.8 mm)
- Conformed to JEDEC Standard (2 CLK)
- Organization: 8,388,608 words × 64 bits
- Memory: MB81164842A (2 M × 8, 4-bank) × 8 pcs.
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTL compatible

- 4096 Refresh Cycle every 65.6 ms
- · Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Serial Presence Detect (SPD) with Serial EEPROM
- Module size:
  - 1.0" (height)  $\times$  2.66" (length)  $\times$  0.15" (thickness)

### **■ PACKAGE**






(MDS-144P-P09)

### **Package and Ordering Information**

- 144-pin SO-DIMM, order as MB8508S064AE-xxDG (DG = Gold Pad)

### **■ PIN ASSIGNMENTS**

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	Vss	49	DQ <sub>13</sub>	97	DQ <sub>22</sub>	2	Vss	50	DQ <sub>45</sub>	98	DQ <sub>54</sub>
3	DQ <sub>0</sub>	51	DQ <sub>14</sub>	99	DQ <sub>23</sub>	4	DQ <sub>32</sub>	52	DQ <sub>46</sub>	100	DQ55
5	DQ <sub>1</sub>	53	DQ <sub>15</sub>	101	Vcc	6	DQ <sub>33</sub>	54	DQ <sub>47</sub>	102	Vcc
7	DQ <sub>2</sub>	55	Vss	103	<b>A</b> 6	8	DQ34	56	Vss	104	<b>A</b> 7
9	DQ <sub>3</sub>	57	N.C.	105	A8	10	DQ <sub>35</sub>	58	N.C.	106	BA <sub>0</sub>
11	Vcc	59	N.C.	107	Vss	12	Vcc	60	N.C.	108	Vss
13	DQ4	61	CLK <sub>0</sub>	109	<b>A</b> 9	14	DQ36	62	CKEo	110	BA <sub>1</sub>
15	DQ <sub>5</sub>	63	Vcc	111	<b>A</b> 10	16	DQ <sub>37</sub>	64	Vcc	112	A <sub>11</sub>
17	DQ <sub>6</sub>	65	RAS	113	Vcc	18	DQ <sub>38</sub>	66	CAS	114	Vcc
19	DQ <sub>7</sub>	67	WE	115	DQMB <sub>2</sub>	20	DQ39	68	N.C.	116	DQMB <sub>6</sub>
21	Vss	69	CS₀	117	DQMB <sub>3</sub>	22	Vss	70	N.C.	118	DQMB <sub>7</sub>
23	DQMB <sub>0</sub>	71	N.C.	119	Vss	24	DQMB <sub>4</sub>	72	N.C.	120	Vss
25	DQMB <sub>1</sub>	73	N.C.	121	DQ <sub>24</sub>	26	DQMB₅	74	CLK <sub>1</sub>	122	DQ <sub>56</sub>
27	Vcc	75	Vss	123	DQ <sub>25</sub>	28	Vcc	76	Vss	124	DQ <sub>57</sub>
29	<b>A</b> <sub>0</sub>	77	N.C.	125	DQ <sub>26</sub>	30	<b>A</b> <sub>3</sub>	78	N.C.	126	DQ <sub>58</sub>
31	<b>A</b> 1	79	N.C.	127	DQ27	32	A4	80	N.C.	128	DQ59
33	A <sub>2</sub>	81	Vcc	129	Vcc	34	<b>A</b> 5	82	Vcc	130	Vcc
35	Vss	83	DQ <sub>16</sub>	131	DQ <sub>28</sub>	36	Vss	84	DQ <sub>48</sub>	132	DQ <sub>60</sub>
37	DQ8	85	DQ17	133	DQ29	38	DQ <sub>40</sub>	86	DQ49	134	DQ <sub>61</sub>
39	DQ <sub>9</sub>	87	DQ <sub>18</sub>	135	DQ30	40	DQ <sub>41</sub>	88	DQ50	136	DQ <sub>62</sub>
41	DQ <sub>10</sub>	89	DQ19	137	DQ <sub>31</sub>	42	DQ <sub>42</sub>	90	DQ <sub>51</sub>	138	DQ <sub>63</sub>
43	DQ <sub>11</sub>	91	Vss	139	Vss	44	DQ <sub>43</sub>	92	Vss	140	Vss
45	Vcc	93	DQ <sub>20</sub>	141	SDA	46	Vcc	94	DQ <sub>52</sub>	142	SCL
47	DQ <sub>12</sub>	95	DQ <sub>21</sub>	143	Vcc	48	DQ44	96	DQ53	144	Vcc



### **■ PIN DESCRIPTIONS**

Symbol	I/O	Function	Symbol	I/O	Function
A <sub>0</sub> to A <sub>11</sub>	ı	Address Input	CS₀	I	Chip Select
BAo, BA <sub>1</sub>	I	Bank Address	DQ <sub>0</sub> to DQ <sub>63</sub>	I/O	Data Input/Data Output
RAS	ı	Row Address Strobe	Vcc	_	Power Supply (+3.3 V)
CAS	I	Column Address Strobe	Vss	_	Ground (0 V)
WE	ı	Write Enable	N.C.	_	No Connection
DQMB <sub>0</sub> to DQMB <sub>7</sub>	I	Data (DQ) Mask	SCL	I	Serial PD Clock
CLK <sub>0</sub> , CLK <sub>1</sub>	I	Clock Input	SDA	I/O	Serial PD Address/Data
CKE <sub>0</sub>	I	Clock Enable	SDA	1/0	Input/Output

### ■ SERIAL-PD INFORMATION

Byte	Function Described		ļ	Hex Value	<b>.</b>
<b>,</b>	i unction beschbed		-100/100L	-84/84L	-67/67L
	Defines Number of Bytes Written into	128 Byte	80h	80h	80h
	Serial Memory at Module Manufacture				
1	Total Number of Bytes of SPD Memory Device	256 Byte	08h	08h	08h
	Fundamental Memory Type	SDRAM	04h	04h	04h
3	Number of Row Addresses	12	0Ch	0Ch	0Ch
4	Number of Column Addresses	9	09h	09h	09h
	Number of Module Banks	1 bank	01h	01h	01h
	Data Width	64 bit	40h	40h	40h
7	Data Width (Continuation)	+0	00h	00h	00h
	Interface Type	LVTTL	01h	01h	01h
	SDRAM Cycle Time (Highest CAS Latency)	10/12/15 ns	A0h	C0h	F0h
	SDRAM Access from Clock (Highest CAS Latency)	8.5/8.5/9 ns	85h	85h	90h
	DIMM Configuration Type	Non-Parity	00h	00h	00h
	Refresh Rate/Type	Self, Normal	80h	80h	80h
	Primary SDRAM Width	×8	08h	08h	08h
14	Error Checking SDRAM Width	0	00h	00h	00h
15	Minimum Clock Delay for Back to Back Random Column	1 Cycle	01h	01h	01h
	Addresses	-			
	Burst Lengths Supported	1, 2, 4, 8, Page	8Fh	8Fh	8Fh
17	Number of Banks on Each SDRAM Device	4 bank	04h	04h	04h
	CAS Latency	2, 3	06h	06h	06h
	CS Latency	0	01h	01h	01h
	Write Latency	0	01h	01h	01h
	SDRAM Module Attributes	UN-buffer	00h	00h	00h
	SDRAM Device Attributes	*1	06h	06h	06h
23	SDRAM Cycle Time (2nd. Highest CAS Latency)	15/17/20 ns	F0h	20h	FFh
	SDRAM Access from Clock (2nd. Highest CAS Latency)	9/10/10 ns	90h	A0h	A0h
25	SDRAM Cycle Time (3rd. Highest CAS Latency)	No Support	00h	00h	00h
26	SDRAM Access from Clock (3rd. Highest CAS Latency)	No Support	00h	00h	00h
27	Precharge to Activate Min. (t <sub>RP</sub> )	30/35/40 ns	1Eh	23h	28h
28	Row Activate to Row Activate Min. (trrd)	30/30/30 ns	1Eh	1Eh	1Eh
29	RAS to CAS Delay Min. (trcd)	30/30/30 ns	1Eh	1Eh	1Eh
	Activate to Precharge Minimum Time (tras)	60/65/70 ns	3Ch	41h	46h
	Module Bank Density	64 MByte	10h	10h	10h
	Unused Storage Locations		00h	00h	00h
	SPD Data Revision Code	1	01h	01h	01h
	Checksum for Byte 0 to 62	*2	59h	C3h	E7h
	Manufacturer's Information: Unused Storage	_	00h	00h	00h
	Vendor Specific Data: Unused Storage	_	00h	00h	00h
	Unused Storage Locations	_	_		_

**Note:** Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.


#### \*1. SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	Upper V <sub>CC</sub> tolerance 0 = 10%	Lower Vcc tolerance 0 = 10%	Supports Write 1 /Read Burst	Supports Precharge All	Supports Auto- Precharge	Supports Early RAS Precharge
0	0	0	0	0	1	1	0

<sup>\*2.</sup> Checksum for Bytes 0 to 62

This byte is the checksum for bytes 0 through 62. This byte contains the value of the low 8-bits of the arithmetic sum of bytes 0 through 62.

### **■ BLOCK DIAGRAM**



### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min.	Max.	Offic
Supply Voltage*	Vcc	-0.5	+4.6	V
Input Voltage*	Vin	-0.5	+4.6	V
Output Voltage*	Vоит	-0.5	+4.6	V
Storage Temperature	Тѕтс	<b>-</b> 55	+125	°C
Power Dissipation	P <sub>D</sub>	_	8.0	W
Output Current (D.C.)	Іоит	-50	+50	mA

<sup>\*:</sup> Voltages referenced to Vss (= 0 V)

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Daramatar	Notes	Oh. a.l.		Unit			
Parameter	notes	Symbol	Min.	Тур.	Max.	Offic	
Cupply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply Voltage	I	Vss	0	0	0	V	
Input High Voltage, All Inputs	*1	ViH	2.0	_	Vcc +0.5	V	
Input Low Voltage, All Inputs	*1, 2	VIL	-0.5	_	0.8	V	
Ambient Temperature		TA	0	_	+70	°C	

<sup>\*1.</sup> Voltages referenced to Vss (= 0 V)

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

<sup>\*2.</sup>  $V \perp (min) = -1.5 \text{ V AC (Pulse Width} \leq 5 \text{ ns)}$ 

### **■ CAPACITANCE**

 $(Vcc = +3.3 \text{ V}, f = 1 \text{ MHz}, T_A = +25^{\circ}\text{C})$ 

Parame	lar	Symbol	Val	lue	Unit
Parame	ter	Symbol	Min.	Max.	Offic
	A <sub>0</sub> to A <sub>11</sub> , BA <sub>0</sub> , BA <sub>1</sub>	C <sub>IN1</sub>	_	40	pF
	RAS, CAS, WE	CIN2	_	37	pF
	CS₀	Сімз	_	44	pF
Input Capacitance	CKE <sub>0</sub>	C <sub>IN4</sub>	_	37	pF
	CLKo, CLK1	CIN5	_	24	pF
	DQMB <sub>0</sub> to DQMB <sub>7</sub>	C <sub>IN6</sub>	_	12	pF
	SCL	Cscl	_	6	pF
Input/Output Canaditanas	SDA	CSDA	_	7	pF
Input/Output Capacitance	DQ <sub>0</sub> to DQ <sub>63</sub>	CDQ	_	10	pF

### **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.)

						Value			
Parameter	Notes		Symbol	Condition	Min	Ma	ax.	Unit	
Operating Current (Average Power Supply Current)  Precharge Standby Current (Power Supply Current)					Min.	Std. ver	Low ver.		
		-100/100L		No Burst;		64	40	mA	
Operating Current (Average Power *1 Supply Current)  Precharge Standby Current (Power *1 Supply Current)  Active Standby Current (Power *1		-84/84L	Icc1s	tck = min trc = min	_	60	mA		
	-67/67L		One Bank Active $0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CC}}$		50	560			
	"1	-100/100L		No Burst;		11	20	mA	
		-84/84L	Icc1D	tck = min trc = min Two Banks Active	ve — 1040 960		40	mA	
		-67/67L		0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		90	60	mA	
			Ісс2Р	$ \begin{array}{l} CKE = V_{IL},  t_{CK} = min \\ All \; Banks \; Idle \\ 0 \; V \leq V_{IN} \leq V_{CC} \\ \end{array} $	_	24	8	mA	
		*1		Icc2PS	$ \begin{array}{l} CKE = V_{IL}, \ CLK = V_{IL} \\ All \ Banks \ Idle \\ 0 \ V \leq V_{IN} \leq V_{CC} \\ \end{array} $	_	16	2	mA
	ı		Icc2N	CKE = V <sub>IH</sub> , tck = min All Banks Idle $0 \text{ V} \leq V_{IN} \leq V_{CC}$	_	160		mA	
			Icc2NS	CKE = V <sub>IH</sub> , CLK = V <sub>IL</sub> All Banks Idle $0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}$	_ 40		0	mA	
			Іссзр	$CKE = V_{IL}, t_{CK} = min$ Any Bank Active $0 \ V \le V_{IN} \le V_{CC}$	_	40	24	mA	
Active Standby	*4		Icc3Ps	$CKE = V_{IL}, CLK = V_{IL}$ Any Bank Active $0 \ V \le V_{IN} \le V_{CC}$	_	32	16	mA	
Supply Current)	ı		Іссзи	CKE = V <sub>IH</sub> , tck = min Any Bank Active 0 V ≤ V <sub>IN</sub> ≤ Vcc	_	20	00	mA	
			Іссзиѕ	CKE = V <sub>IH</sub> , CLK = V <sub>IL</sub> Any Bank Active 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	_	8	0	mA	
Burst Mode Current		-100/100L			_	12	00	mA	
(Average Power	*1	-84/84L	Icc4	$t_{CK} = min$ $0 \ V \le V_{IN} \le V_{CC}$	_	10	40	mA	
Supply Current)		-67/67L		0 1 2 7 11 2 7 00	_	80	00	mA	
Auto-refresh		-100/100L		Auto Refresh	_	14	40	mA	
Current (Average Power	*1	-84/84L	Icc5	tck = min trc = min		13	20	mA	
Supply Current)		-67/67L		0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	_	12	00	mA	

(Continued)

### (Continued)

						Unit	
Parameter	Notes	Symbol	Condition	Min	Ma		
				Min.	Std. ver	Low ver.	
Self-refresh Current (Average Power Sup	ply Current)	Icc6	CKE = V <sub>IL</sub> , 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	_	16	4	mA
Input Leakage Curre	nt (All Inputs)	lı (L)	$0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}$ All other pins not under test = $0 \text{ V}$	<b>–</b> 50	50		μΑ
Output Leakage Cur	rent	lo (L)	Output is disabled (Hi-Z) $0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}$	-10	1	0	μΑ
LVTTL Output *2 High Voltage		Vон	Iон = -2.0 mA 2.4		_		V
LVTTL Output Low Voltage	*2	Vol	IoL = +2.0 mA	_	0	.4	V

**Notes:** \*1. lcc depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.

- \*2. Voltages referenced to Vss (= 0 V)
- \*3. An initial pause (DESL on NOP) of 200  $\mu$ s is required after power-on followed by a minimum of eight Auto-refresh cycles.
- \*4. DC characteristics is the Serial PD standby state (VIN = GND or Vcc).

### **■** AC CHARACTERISTICS

### (1) BASE CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

No.	Parameter N	Notes		Symbol	MB8508 -100/	S064AE 100L		S064AE /84L		S064AE 67L	Unit
					Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period		CL = 3	t <sub>CK</sub>	10	_	12	_	15	_	ns
'	Clock Fellou		CL = 2	ick	15	_	17	_	20		ns
2	Clock High Time			tсн	3.5	_	4	_	4	_	ns
3	Clock Low Time			<b>t</b> cL	3.5	_	4	_	4	_	ns
4	Input Setup Time			<b>t</b> sı	3	_	3	_	3	_	ns
5	Input Hold Time			tнı	1	_	1	_	1	_	ns
	Output Valid		CL = 3		_	8.5	_	8.5	_	9	
6	from Clock (tclk = min)	*1, *2	CL = 2	<b>t</b> AC	_	9	_	10	_	10	ns
7	Output in Low-Z			<b>t</b> LZ	3	_	3		3		ns
8	Output in High-Z	*3	CL = 3	4	3	8.5	3	8.5	3	9	ns
0	Output in High-Z	3	CL = 2	<b>t</b> HZ	3	9	3	10	3	10	ns
9	Output Hold Time			<b>t</b> он	3	_	3	_	3	_	ns
10	Time between Refre	esh		<b>t</b> REF	_	65.6	_	65.6	_	65.6	ms
11	Transition Time			tτ	0.5	2	0.5	2	0.5	2	ns
12	Power Down Exit Tir	me		<b>t</b> PDE	3		4	_	5	_	ns

### (2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter Notes	Symbol	MB8508S064AE -100/100L		MB8508S064AE -84/84L		MB8508S064AE -67/67L		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
1	RAS Cycle Time *4	<b>t</b> RC	90	_	100	_	110	_	ns
2	RAS Access Time *5	trac		54	_	56	_	60	ns
3	CAS Access Time *6, *9	tcac	_	24	_	26	_	30	ns
4	RAS Precharge Time	<b>t</b> RP	30	_	35	_	40	_	ns
5	RAS Active Time	tras	60	100000	65	100000	70	100000	ns
6	RAS to CAS Delay Time *7	<b>t</b> RCD	30	_	30	_	30	_	ns
7	Write Recovery Time	twr	10	_	12	_	15	_	ns
8	Write to Precharge Read Delay Time	trwL	10	_	12	_	15	_	ns
9	RAS to RAS Bank Active Delay Time	<b>t</b> rrd	20	_	20	_	20	_	ns

### (3) CLOCK COUNT FORMULA (\*8)

$$Clock \ge \frac{Base\ Value}{Clock\ Period} \ \ (Round\ off\ a\ whole\ number)$$


### (4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

No.	Parameter		Symbol	MB8508S064AE -100/100L	MB8508S064AE -84/84L	MB8508S064AE -67/67L	Unit
1	CKE to Clock Disable		Іске	1	1	1	Cycle
2	DQM to Output in High-Z		lpqz	2	2	2	Cycle
3	DQM to Input Data Delay		IDQD	0	0	0	Cycle
4	Last Output to Write Command Delay		lowd	2	2	2	Cycle
5	Write Command to Input Data Delay		lowd	0	0	0	Cycle
6	Precharge to Output in High-Z Delay	CL = 3	Ігон	3	3	3	Cycle
0		CL = 2		2	2	2	Cycle
7	Burst Stop Command to Output in High-Z Delay	CL = 3	Івѕн	3	3	3	Cycle
/		CL = 2		2	2	2	Cycle
8	Mode Register Access to Bank Active (min)		<b>I</b> MRD	2	2	2	Cycle
9	CAS to CAS Delay (min)		Іссь	1	1	1	Cycle
10	CAS Bank Delay (min)		Ісво	1	1	1	Cycle
11	Write to Precharge Read Delay	CL = 3	IRWL	1	1	1	Cycle
		CL = 2		1	1	1	Cycle

- Notes: \*1. Assumes trop and toac are satisfied.
  - \*2. tac also specifies the access time at burst mode except for first access.
  - \*3. Specified where output buffer is no longer driven.
  - \*4. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
  - \*5. trac is a reference value. Maximum value is obtained from the sum of trcd (min) and tcac (max).
  - \*6. Assumes trac and tac are satisfied.
  - \*7. Operation within the trop (min) ensures that trac can be met; if trop is greater than the specified trop (min), access time is determined by teac and tac.
  - \*8. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
    - All clock counts are calculated by a simple formula:
    - clock count equals base value divided by clock period (round off to a whole number).
  - \*9. The ICAC (CAS latency: CL) is programmed by the mode register.
  - \*10. An initial pause (DESL on NOP) of 200 µs is required after power-up followed by a minimum of eight Auto-refresh cycles.
  - \*11. 1.4 V or VREF is the reference level for measuring timing of signals. Transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
  - \*12. AC characteristics assume  $t_T = 1$  ns and 30 pF of capacitive load.

<sup>\*</sup>Source: See MB81164842A Data Sheet for details on the electricals.

### ■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



### ■ SERIAL PRESENCE DETECT(SPD) FUNCTION

### 1. PIN DESCRIPTIONS

#### **SCL (Serial Clock)**

SCL input is used to clock all data input/output of SPD

#### SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

#### SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub> (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses (SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub>) are driven to Vss on the module.

#### 2. SPD OPERATIONS

#### **CLOCK and DATA CONVENTION**


Data states on the SDA can change only during SCL = Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig. 1 below.

#### **START CONDITION**

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

#### **STOP CONDITION**

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



#### **ACKNOWLEDGE**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again reponding with an acknowledge until the stop condition is issued by master.


#### **SLAVE ADDRESS ADDRESSING**

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices —namely up to eight modules— on the bus. The eight addresses for eight SPD devices are defined by the state of the SA<sub>0</sub>, SA<sub>1</sub> and SA<sub>2</sub> inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to Vss on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When R/W bit is "1", a read operation is selected, when R/W bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA<sub>0</sub>, SA<sub>1</sub>, and SA<sub>2</sub> inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the SPD will execute a read or write operation.



#### 3. READ OPERATIONS


#### **CURRENT ADDRESS READ**

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/ $\overline{W}$  bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 3 for the sequence of address, acknowledge and data transfer.



#### **RANDOM READ**


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/ $\overline{W}$  bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/ $\overline{W}$  bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 4 for the sequence of address, acknowledge and data transfer.



#### **SEQUENTIAL READ**

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address0 and the SPD continues to output data for each acknowledge received.




#### 4. DC CHARACTERISTICS

Parameter	Note	Symbol	Condition	Value		I Init
Parameter			Condition	Min.	Max.	Unit
Input Leakage Current		Sili	0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10	10	μΑ
Output Leakage Current		SILO	0 V ≤ Vout ≤ Vcc	-10	10	μΑ
Output Low Voltage	*1	Svol	IoL = 3.0 mA	_	0.4	V


Note: \*1. Referenced to Vss.

### 5. AC CHARACTERISTICS

No.	Parameter	Symbol	Value		Unit
NO.	Parameter		Min.	Max.	Unit
1	SCL Clock Frequency	fscL	_	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Tı	_	100	ns
3	SCL Low to SDA Data Out Valid	taa	_	3.5	μs
4	Time the Bus Must Be Free Before a New Transmission Can Start	tвиғ	4.7	_	μs
5	Start Condition Hold Time	thd:STA	4.0	_	μs
6	Clock Low Period	tLow	4.7	_	μs
7	Clock High Period	<b>t</b> HIGH	4.0	_	μs
8	Start Condition Setup Time	<b>t</b> su:sta	4.7	_	μs
9	Data in Hold Time	thd:dat	0	_	μs
10	Data in Setup Time	<b>t</b> su:dat	250	_	ns
11	SDA and SCL Rise Time	<b>t</b> R	_	1	μs
12	SDA and SCL Fall Time	t⊧	_	300	ns
13	Stop Condition Setup Time	tsu:sto	4.7	_	μs
14	Data Out Hold Time	tон	100	_	ns
15	Write Cycle Time	<b>t</b> wr	_	15	ms



### **■ PACKAGE DIMENSION**



# **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9710

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.